



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO	O	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/828,495		04/20/2004	Julian Partridge	254-094-CIP-4/CIP-MB	4392	
36485	7590	06/03/2005		EXAMINER		
J. SCOTT		-	TRAN, THANH Y			
		VE., SUITE 1700	ART UNIT	PAPER NUMBER		
AUSTIN,	TX 787	01	2822			
				DATE MAILED: 06/03/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

1 10		Application	Application No. Applicant(s)						
	Office Astion Communication	10/828,49	<del></del>	PARTRIDGE ET AL.					
	Office Action Summary	Examiner		Art Unit					
		Thanh Y.		2822					
۔۔ Period for F	The MAILING DATE of this communicati Reply	on appears on the	cover sheet with t	he correspondence a	ddress				
THE MA - Extension after SIX - If the per - If NO per - Failure to Any reply	RTENED STATUTORY PERIOD FOR ALLING DATE OF THIS COMMUNICATION of time may be available under the provisions of 37 (6) MONTHS from the mailing date of this communication for reply specified above is less than thirty (30) day find for reply is specified above, the maximum statutory or reply within the set or extended period for reply will, by received by the Office later than three months after that term adjustment. See 37 CFR 1.704(b).	FION. CFR 1.136(a). In no evo- tion. rs, a reply within the state y period will apply and wi ry statute, cause the app	ent, however, may a reply utory minimum of thirty (30 ill expire SIX (6) MONTHS lication to become ABAND	be timely filed  O) days will be considered time from the mailing date of this DONED (35 U.S.C. § 133).					
Status	·								
1)⊠ Re	esponsive to communication(s) filed or	n <u>08 March 2005</u> .	•						
2a) Tr	nis action is FINAL. 2b)	☐ This action is n	on-final.						
•	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposition	of Claims			٠					
4a 5)□ CI 6)⊠ CI 7)□ CI	aim(s) <u>1-25</u> is/are pending in the application) Of the above claim(s) is/are waim(s) is/are allowed.  aim(s) <u>1-25</u> is/are rejected.  aim(s) is/are objected to:  aim(s) are subject to restriction	ithdrawn from co							
Application	Papers								
9)[] Th	e specification is objected to by the Ex	aminer.							
10)□ Th	D) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.								
Ap	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
	placement drawing sheet(s) including the e oath or declaration is objected to by	•		•	, ,				
Priority und	ler 35 U.S.C. § 119								
12)☐ Acl a)☐ / 1.[ 2.[ 3.[	knowledgment is made of a claim for for All b) Some * c) None of: Certified copies of the priority documents of the priority documents of the priority documents of the certified copies of the application from the International Extremation of the attached detailed Office action for	uments have bee uments have bee e priority docume Bureau (PCT Rule	n received. n received in Appl ents have been rec e 17.2(a)).	ication No ceived in this Nationa	l Stage				
Attachment(s)									
	References Cited (PTO-892) Draftsperson's Patent Drawing Review (PTO-9	48)	4) Interview Sumr Paper No(s)/M:	mary (PTO-413) ail Date					
3) 🛛 Informati	on Disclosure Statement(s) (PTO-1449 or PTO/ o(s)/Mail Date <u>01/13/05</u> .			mal Patent Application (PT	O-152)				

Art Unit: 2822

#### DETAILED ACTION

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claim 9- 11, and 21-22 are rejected under 35 U.S.C. 102(e) as being anticipated by Komiyama (U.S 6,329,708).

As to claim 9, Komiyama discloses in figure 8 a high-density circuit module comprising: a first CSP ("semiconductor chip" 701a); a second CSP ("semiconductor chip" 701a) stacked above the first CSP ("semiconductor chip" 701b); a first form standard ("insulating layer" 709b) associated with the first CSP ("semiconductor chip" 701b); and a second form standard ("insulating layer" 709a) associated with the second CSP ("semiconductor chip" 701a).

As to claim 10, Komiyama discloses in figure 8 a high-density circuit module comprising: flex circuitry (comprising elements 713b, 710b) connecting the first and second CSPs (semiconductor chips 701b, 701a).

As to claim 11, Komiyama discloses in figure 8 a high-density circuit module wherein the flex circuitry (comprising elements 713b, 710b) is comprised of first and second flex circuits [a first flex circuit is a flex circuit (comprising elements 713b, 710b) on right side of semiconductor chip 701b, and a second flex circuit is a corresponding flex circuit (comprising elements 713b, 710b) on the opposite side or the left side of semiconductor chip 701b].

Art Unit: 2822

As to claim 21, Komiyama discloses in figure 8 a stacked circuit module comprising: a CSP ("semiconductor chip" 701b); a form standard ("insulating layer" 709b) attached to the CSP ("semiconductor chip" 701b); and flex circuitry (comprising elements 713b, 710b) attached to the form standard ("insulating layer" 709b).

As to claim 22, Komiyama discloses in figure 8 a stacked circuit module wherein the flex circuitry (comprising elements 713b, 710b) is comprised of first and second flex circuits [a first flex circuit is a flex circuit (comprising elements 713b, 710b) on right side of semiconductor chip 701b, and a second flex circuit is a corresponding flex circuit (comprising elements 713b, 710b) on the opposite side or the left side of semiconductor chip 701b].

## Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-4, 12, 16-18, and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Komiyama et al (U.S. 6,300,679) in view of Pan (U.S. 6,588,095).

As to claim 1, Komiyama discloses in figure 8 a high-density circuit module comprising: a first CSP ("semiconductor chip" 701b); a second CSP ("semiconductor chip" 701a) disposed above the first CSP ("semiconductor chip" 701b) in stacked disposition; a first form standard ("insulating layer" 709b) disposed, in substantial part, above the first CSP ("semiconductor chip" 701b); flex circuitry (comprising elements 713b, 710b) connecting the first and second CSPs

Art Unit: 2822

(semiconductor chips 701b, 701a) and positioned to be, in part, beneath the first CSP ("semiconductor chip" 701b) and, in part, above the first form standard ("insulating layer" 709b) and beneath the second CSP ("semiconductor chip" 701a).

Komiyama does not disclose the flex circuitry is attached to the first form standard with at least one metallic bond.

Pan discloses in figure 2 a high-density circuit module wherein a flex circuitry ("flex circuit" 15) is attached to the first form standard ("thin film" 19) with at least one metallic bond ("conductive bonding beam" 16) (see col. 3, lines 20-62). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the circuit module of Komiyama by using at least one metallic bond material as taught by Pan for providing a thermally conductive connection between the flex circuitry and the chips/CSPs.

As to claim 2, Komiyama discloses in figure 8 a high-density circuit module further comprising: a second form standard disposed ("insulating layer" 709a), in substantial part, above the second CSP ("semiconductor chip" 701a).

As to claims 3, 12 and 23, Komiyama discloses in figure 8 a high-density circuit module wherein the flex circuitry is comprised of a first flex circuit [a first flex circuit is a flex circuit (comprising elements 713b, 710b) on the right side of the semiconductor chip 701b, and a second flex circuit [a second flex circuit is a corresponding flex circuit (comprising elements 713b, 710b) on the opposite side or the left side of semiconductor chip 701b].

Komiyama does not disclose each of the flex circuitry is attached to the first form standard with at least one metallic bond.

Pan discloses in figure 2 a high-density circuit module wherein a flex circuitry ("flex

Art Unit: 2822

circuit" 15) is attached to the first form standard ("thin film" 19) with at least one metallic bond ("conductive bonding beam" 16) (see col. 3, lines 20-62). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the circuit module of Komiyama by using at least one metallic bond material as taught by Pan for providing a thermally conductive connection between the flex circuitry and the chips/CSPs.

As to claims 4 and 16, Komiyama discloses in figure 8 a high-density circuit module further comprising: a second form standard ("insulating layer" 709a) and in which the flex circuitry (comprising elements 713b, 710b) is comprised of a first flex circuit [a first flex circuit is a flex circuit (comprising elements 713b, 710b) on right side of semiconductor chip 701b] and a second flex circuit [a second flex circuit is a corresponding flex circuit (comprising elements 713b, 710b) on the opposite side or the left side of semiconductor chip 701b].

Komiyama does not disclose each of flex circuit is attached to the first form standard with at least one metallic bond.

Pan discloses in figure 2 a high-density circuit module wherein a flex circuitry ("flex circuit" 15) is attached to the first form standard ("thin film" 19) with at least one metallic bond ("conductive bonding beam" 16) (see col. 3, lines 20-62). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the circuit module of Komiyama by using at least one metallic bond material as taught by Pan for providing a thermally conductive connection between the flex circuitry and the chips/CSPs.

As to claim 17, Komiyama does not disclose each of the flex circuit is attached to the first form standard with adhesive. Pan discloses in figure 2 a high-density circuit module wherein a flex circuitry ("flex circuit" 15) is attached to the first form standard ("thin film" 19) with

Art Unit: 2822

adhesive ("conductive bonding beam" 16). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the circuit module of Komiyama by using adhesive material as taught by Pan for providing a thermally conductive connection between the flex circuitry and the chips/CSPs.

As to claim18, Komiyama discloses in figure 8 a high-density circuit module and a corresponding method comprising: providing a form standard ("insulating layer" 709b); providing first and second CSPs (semiconductor chips 701b, 701a); attaching the form standard ("insulating layer" 709b) to the first CSP ("semiconductor chip" 701b); providing flex circuitry (comprising elements 713b, 710b) with an area; disposing the flex circuitry (comprising elements 713b, 710b) adjacent to the first form standard ("insulating layer" 709b) to create an area of contact (i.e. an area of contact with a metal bump 703).

Komiyama does not disclose the step of applying a first metallic material to at least one part of the first form standard; and selectively applying heat to the area of contact.

Pan discloses in figure 2 a high-density circuit module wherein a flex circuitry ("flex circuit" 15) is attached to the first form standard ("thin film" 19) with a first metallic material ("conductive bonding beam" 16); and the first metallic material ("conductive bonding beam" 16) is inherent for selectively applying heat to the area of contact (pad 14) [bonding beam 16 is inherent for selectively applying heat to the area of contact (pad 14) because bonding beam 16 is a conductive material]. Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the circuit module of Komiyama by applying a first metallic material to at least one part of the first form standard; and selectively applying heat to the area of contact as taught by Pan for providing a thermally conductive

Art Unit: 2822

connection between the flex circuitry and the chips/CSPs.

5. Claims 5-8, 13-15, 20 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Komiyama et al (U.S. 6,300,679) in view of Pan (U.S. 6,588,095) as applied to claim 1 above, and further in view of Komota (U.S. 2003/0016710).

As to claims 5, 20 and 24, Komiyama in view of Pan does not disclose the metallic bond comprises at least two metals or tin and gold; the first metallic material is comprised of tin.

Komota discloses a metallic bond (adhesive) comprises at least two metals (tin and gold); the first metallic material is comprised of tin (see paragraph [0058]). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the module of Komiyama in view of Pan by using a metallic bond (adhesive) comprises at least two metals (tin and gold) as taught by Komota for providing a reliable bond formation because known tin and gold materials have high thermal melting bond.

As to claim 6, Komiyama in view of Pan does not disclose a metallic bond is created by combining a first metallic material applied to the first form standard and a second metallic material from which the flex circuitry is comprised. Komota discloses a metallic bond (adhesive) comprises tin and gold materials (see paragraph [0058]). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the module of Komiyama in view of Pan by using a metallic bond (adhesive) comprises tin (first metallic material) and gold (second metallic material) as taught by Komota for providing a reliable bond formation because known tin and gold materials have high thermal melting bond.

Art Unit: 2822

Further, the limitation of "metallic bond is created by combining a first metallic material applied to the first form standard and a second metallic material from which the flex circuitry is comprised" is a process limitation in a product claim which does not otherwise patentably distinguish over prior art, cannot impart patentability to the product. In re Stephens 145 USPQ 656 (CCPA "thin film" 1965).

As to claims 7, 8, and 15, Komiyama in view of Pan does not disclose the combining of the first metallic material and the second metallic material is achieved through a selected application of heat. Komota discloses a metallic bond (adhesive) comprises tin (first material) and gold (second material) is achieved through a selected application of heat and is achieved with localized friction heating (see paragraph [0058]) (it should be noted that: when a metallic bond (adhesive) is heated it is inherently achieved through a selected application of heat and is achieved with localized friction heating). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the module of Komiyama in view of Pan by using a metallic bond (adhesive) comprises tin (first metallic material) and gold (second metallic material) as taught by Komota for providing a reliable bond formation because known tin and gold materials have high thermal melting bond.

Further, the limitations of "the combining of the first metallic material and the second metallic material is achieved through a selected application of heat" in claim 7, and "the selected application of heat is achieved with localized friction heating" in claim 8, "the metallic bond is realized by selective application of heat" in claim 15 are process limitations in product claims which do not otherwise patentably distinguish over prior art, cannot impart patentability to the product. In re Stephens 145 USPQ 656 (CCPA "thin film" 1965).

Application/Control Number: 10/828,495 Page 9

Art Unit: 2822

As to claims 13 and 14, Komiyama in view of Pan does not disclose the metallic bond comprises a first metallic material and a second metallic material. Komota discloses a metallic bond (adhesive) comprises a first metallic material (tin) and a second metallic material (gold) (see paragraph [0058]). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the module of Komiyama in view of Pan by using a metallic bond (adhesive) comprises a first metallic material (tin) and a second metallic material (gold) as taught by Komota for providing a reliable bond formation because known tin and gold materials have high thermal melting bond.

6. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Komiyama et al (U.S. 6,300,679) in view of Pan (U.S. 6,588,095) as applied to claim 1 above, and further in view of Chiang (U.S. 6,803,651).

As to claim 19, Komiyama et al in view of Pan does not teach step of using vibration to perform the step of selectively applying heat to the area of contact. Chiang teaches the method of using vibration to perform the step of selectively applying heat to the area of contact (see col. 13, lines 7-10). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the apparatus and the corresponding method of Komiyama in view of Pan by using vibration method for performing heat as taught by Chiang for providing a good bonding connection which is easy to be deformed by vibration (see col. 13, lines 7-10 in Chiang).

#### Response to Arguments

6. Applicant's arguments with respect to claims 1-25 have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2822

## **Contact Information**

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh Y. Tran whose telephone number is (571) 272-2110. The examiner can normally be reached on M-F (9-6:30pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9"thin film" 197 (toll-free).

**TYT** 

Art Unit: 2822

AMIR ZARABIAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800